Term
|
Definition
The communication device of the CPU is called? |
|
|
Term
|
Definition
In the binary systen the number___ represents the On state and the number ____ represents off |
|
|
Term
|
Definition
___ Numbering system is used to describe the state of a wire at any given moment. |
|
|
Term
|
Definition
The Temporary storage area of a CPU are called |
|
|
Term
System crystals or system clock |
|
Definition
The ____ determines the speed at which a CPU and the rest of the PC operate |
|
|
Term
|
Definition
The system crystal is a quartz oscillator soldered to the |
|
|
Term
|
Definition
____ is a series of commands sent to a CPU in a specific order for processing. |
|
|
Term
|
Definition
devices that hole ones and seroes that the CPU accesses are known generally as ___ |
|
|
Term
|
Definition
The ____ enables the CPU to communicate with the RAM |
|
|
Term
|
Definition
PGA CPU's are ____ in shape with hundreds of tiny pins. |
|
|
Term
zero insertion force (ZIF) |
|
Definition
Intel designed ___ sockets to make CPU insertion and removal easier |
|
|
Term
|
Definition
The Memory closest to the CPU is called |
|
|
Term
|
Definition
A _____ helps to set data aside in a special fast storage area |
|
|
Term
|
Definition
Some CPUs include three caches. They are ___ |
|
|
Term
|
Definition
|
|
Term
|
Definition
The CPU can access data quickest when its stored in |
|
|
Term
|
Definition
forcing the system to run faster than the speeed its designed for is |
|
|
Term
|
Definition
The speed at which the CPU and the rest of the system operate is determined by |
|
|
Term
|
Definition
A __ is the series of steps that the CPU uses to process a command |
|
|
Term
|
Definition
With _______ each individual pipeline can run more than one thread at a time |
|
|
Term
|
Definition
the connection between the CPU, the MCC, and the RAM is called |
|
|
Term
|
Definition
For processing graphics, ______ added four new registers and 57 new commands to the Pentium codebook |
|
|
Term
|
Definition
Pentium III Sec-2 CPU had an external speed range of ____ MHZ. |
|
|
Term
|
Definition
Connection between the CPU and the L2 cache is called |
|
|
Term
|
Definition
The AMD Opteron includes an I/O data path knows as |
|
|
Term
|
Definition
CPU packages with more than two CPU's are called |
|
|
Term
|
Definition
Most mobile processors run at ___ speeds than the processor used in a desktop computer |
|
|
Term
|
Definition
Ram is arranged in ____ sized rows |
|
|
Term
|
Definition
Devices that retrieves data from RAM and places it on the external data bus is called |
|
|
Term
|
Definition
ZIF sockets are now universal and are easily identified by their ___ shape and removal arm |
|
|
Term
|
Definition
What kind of RAM is cache typically made of |
|
|