Shared Flashcard Set

Details

OPT final 1
fdsa
13
Aerospace Engineering
1st Grade
10/14/2009

Additional Aerospace Engineering Flashcards

 


 

Cards

Term
which configuration best describes the execution units of the P4 architecture
Definition
2 float point units, 3 intenger units, 2 memory units
Term
What characteristic of the Penium architcture provides the biggest improvement over its predecessor chips?
Definition
instruction level parallelism
Term
In order to guarantee that a function is in-lined, we should set the visual studio flag
Definition
no flag guarantess in-lining
Term
Memory using (SSE< SSE2, SSE3, SSE4) instructions should be aligned on what voundary for best performance?
Definition
16
Term
Of the following list, what must we determine first when optimizing a game?
Definition
If we are CPU or GPU bound
Term
What statement is not true about optimizing games today?
Definition
Insturction processing is relatively slower then memory fetching
Term
In this picture, what effect will increasing the speed on the pixel hotspot have on the frame rate?
Definition
a FPS increase
Term
Which stage of the graphics pipeline converts 3D vertex data into 2D?
Definition
Geopmetry Stage
Term
if you've for a structure pointer named "p", how can you access the "name" member?
Definition
(*p).name
p->name
Term
Describe why the execution stage runs faster when your code generates well blended operations of float, memory, and integer instructions
Definition
When you do a line of code it will throw stuff into... the correct... thing... heheh... *smiley angry face* hehehe. *fucking touching my hands for FUCKING STUPID reasons. >=( *
Term
Convery this array of structures and desclaration to a structure of arrays. struct aos
{
float m_float1;
float m_float2;
} aos myAos[32];
Definition
struct myconvert
{
float m_float1[32];
float m_float2[32];
} convert;
Term
Descirbe the difference between the asynchronous and synchronous models used when threading an application.
Definition
Term
What characteristic of hte Pentium architecture provides the biggest improvement over its predeccor chips?
Definition
Instruiction Level Parallelism
Supporting users have an ad free experience!