Term
|
Definition
| A refined version of EDO memory that significantly improved access time over EDO. BEDO was not widely used because Intel chose not to support it. BEDO memory is stored on 168-pin DIMM modules. |
|
|
Term
| CAS (Column Access Strobe) Latency: (CL) |
|
Definition
| A method of measuring access timing to memory, which is the number of clock cycles required to write or read a column of data off a memory module. Compare to RAS Latency. |
|
|
Term
|
Definition
| A placeholder RIMM module that provides continuity so that every RIMM slot is filled. |
|
|
Term
| DDR - See Double Data Rate SDRAM |
|
Definition
| A type of memory technology used on DIMMs that runs at twice the speed of the system clock. Also called DDR SDRAM, SDRAM II, and DDR. |
|
|
Term
|
Definition
| A version of SDRAM that is faster than DDR and uses less power. Also called DDR2. |
|
|
Term
|
Definition
| A version of SDRAM that is faster than DDR2 memory and that can use triple channels. |
|
|
Term
|
Definition
| A memory technology by Rambus and Intel that uses a narrow network-type system bus. Memory is stored on a RIMM module. Also called RDRAM, Rambus, or Direct RDRAM. |
|
|
Term
|
Definition
| A memory technology by Rambus and Intel that uses a narrow network-type system bus. Memory is stored on a RIMM module. Also called RDRAM, Rambus, or Direct RDRAM |
|
|
Term
| Double Data Rate SDRAM (DDR SDRAM, SDRAM II, DDR) |
|
Definition
| A type of memory technology used on DIMMs that runs at twice the speed of the system clock. Also called DDR SDRAM, SDRAM II, and DDR. |
|
|
Term
|
Definition
| A DIMM feature whereby memory chips are installed on both sides of a DIMM. |
|
|
Term
|
Definition
| A motherboard feature that improves memory performance by providing two 64-bit channels between memory and the chipset. DDR, DDR2, and DDR3 DIMMs can use dual channels. |
|
|
Term
|
Definition
| Double-sided DIMMs that provide two 64-bit banks. The memory controller accesses first one bank and then the other. Dual-ranked DIMMs do not perform as well as single-ranked DIMMs. |
|
|
Term
| ECC (error-correcting code |
|
Definition
| A chipset feature on a motherboard that checks the integrity of data stored on DIMMs or RIMMs and can correct single-bit errors in a byte. More advanced ECC schemas can detect, but not correct, double-bit errors in a byte |
|
|
Term
|
Definition
| A type of outdated RAM that was faster than conventional RAM because it eliminated the delay before it issued the next memory address. |
|
|
Term
|
Definition
| An outdated memory mode used before the introduction of EDO memory. FPM improved on earlier memory types by sending the row address just once for many accesses to memory near that row. |
|
|
Term
| General Protection Fault (GPF) |
|
Definition
| A Windows error that occurs when a program attempts to access a memory address that is not available or is no longer assigned to it. |
|
|
Term
|
Definition
| The memory a processor addresses at one time. Today's desktop and notebook processors use a memory bank that is 64 bits wide. |
|
|
Term
|
Definition
| An error-checking scheme in which a ninth, or "parity," bit is added. The value of the parity bit is set to either 0 or 1 to provide an even number of ones for even parity and an odd number of ones for odd parity. |
|
|
Term
|
Definition
| An error that occurs when the number of 1s in the byte is not in agreement with the expected number. |
|
|
Term
|
Definition
| A memory technology by Rambus and Intel that uses a narrow network-type system bus. Memory is stored on a RIMM module. Also called RDRAM, Rambus, or Direct RDRAM. |
|
|
Term
|
Definition
| A method of measuring access timing to memory, which is the number of clock cycles required to write or read a row of data off a memory module. RAS stands for Row Access Strobe. Compare to CAS Latency. |
|
|
Term
|
Definition
| A memory technology by Rambus and Intel that uses a narrow network-type system bus. Memory is stored on a RIMM module. Also called RDRAM, Rambus, or Direct RDRAM. |
|
|
Term
|
Definition
| Chips that have been used and returned to the factory, marked again, and resold. The surface of the chips may be dull or scratched. |
|
|
Term
|
Definition
| A type of memory module developed by Rambus, Inc. |
|
|
Term
|
Definition
| A miniature circuit board used in older computers to hold RAM. SIMMs holds 8, 16, 32, or 64 MB on a single module. |
|
|
Term
|
Definition
| The memory controller on a motherboard that can access only one DIMM at a time. Compare to dual channel and triple channel. |
|
|
Term
|
Definition
| DIMMs that provide only one 64-bit bank. All memory chips on the DIMM are accessed at the same time. Compare to dual ranked. |
|
|
Term
|
Definition
| Memory chips embedded on only a single side of a DIMM. |
|
|
Term
| SO-DIMM (small outline DIMM) |
|
Definition
| A type of memory module used in notebook computers that uses DIMM technology. A DDR3 SO-DIMM has 204 pins. A DDR2 or DDR SO-DIMM has 200 pins. Older, outdated SO-DIMMs can have 72 pins or 144 pins. |
|
|
Term
|
Definition
| A type of memory stored on DIMMs that runs in sync with the system clock, running at the same speed as the motherboard. |
|
|
Term
|
Definition
| When the memory controller accesses three DIMMs at the same time. DDR3 DIMMs support triple channeling. |
|
|
